Unable to find what you're searching for?
We're here to help you find itThe course provides hands-on experience with RISC-V computer architecture and teaches how to develop and compile C and RISC-V assembly code for the RVFpga SoC as well as how to use and extend the input/output system of the RVfpga SoC. Additionally, you will learn how to configure the microarchitecture of the VeeR EH1 CoreTM and test its different features using performance counters and industry-standard benchmarks. Finally, the course provides step-by-step instructions on how to execute programs on the Nexys A7 board and simulate programs using: Whisper instruction set simulator (ISS); Verilator-based RVfpga-ViDBo; RVfpga-Pipeline; and RVfpga-Trace.
Purchase This Course
♱ Excluding VAT/GST
You can request classroom training in any city on any date by Requesting More Information
Inclusions in Koenig's Learning Stack may vary as per policies of OEMs
Koenig Learning Stack
Free Pre-requisite TrainingJoin a free session to assess your readiness for the course. This session will help you understand the course structure and evaluate your current knowledge level to start with confidence.
Assessments (Qubits)Take assessments to measure your progress clearly. Koenig's Qubits assessments identify your strengths and areas for improvement, helping you focus effectively on your learning goals.
Post Training ReportsReceive comprehensive post-training reports summarizing your performance. These reports offer clear feedback and recommendations to help you confidently take the next steps in your learning journey.
Class RecordingsGet access to class recordings anytime. These recordings let you revisit key concepts and ensure you never miss important details, supporting your learning even after class ends.
Free Lab ExtensionsExtend your lab time at no extra cost. With free lab extensions, you get additional practice to sharpen your skills, ensuring thorough understanding and mastery of practical tasks.
Free Revision Classes Join our free revision classes to reinforce your learning. These classes revisit important topics, clarify doubts, and help solidify your understanding for better training outcomes.
Inclusions in Koenig's Learning Stack may vary as per policies of OEMs
Scroll to view more course dates
♱ Excluding VAT/GST
You can request classroom training in any city on any date by Requesting More Information
Inclusions in Koenig's Learning Stack may vary as per policies of OEMs
Prerequisites for this Course
To ensure a successful learning experience in the Computer Architecture with an Industrial RISC-V Core [RVfpga] (LFD119x) course, you should have a basic understanding of the following topics:
These foundational skills will help you grasp the advanced concepts covered in the course and fully benefit from the training provided.
Enroll today to develop your understanding of the RISC-V architecture and its ecosystem!
Introduction: The Computer Architecture with an Industrial RISC-V Core [RVfpga] (LFD119x) course aims to provide learners with a comprehensive understanding of the RISC-V architecture, focusing on C and assembly programming, peripheral I/O, and advanced core functionalities.
Learning Objectives and Outcomes:
Understand the RISC-V Architecture: Gain a thorough understanding of the open-standard RISC-V instruction set architecture fundamental for processor design and hardware/software co-design.
Hands-On Installation & Demonstrations: Learn to install the necessary tools and perform initial demonstrations to set up and interact with the RVfpga system-on-chip (SoC).
C Programming with RVfpga: Acquire skills in writing and running C programs on the RVfpga SoC, integrating closely with hardware.
RISC-V Assembly Programming: Develop proficiency in RISC-V assembly language programming, understanding its core instructions and microarchitecture.
RISC-V Function Calls: Understand how to perform function calls in RISC-V, crucial for modular and efficient software design.
Combining C and Assembly: Learn techniques to mix C and assembly functions within a single program, optimizing performance and leveraging the strengths of
